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Abstract—The combination of minimum time control and 
multiphase converter is a favorable option for DC-DC converters 
in applications where output voltage variation is required, such 
as RF amplifiers and dynamic voltage scaling in microprocessors, 
due to their advantage of fast dynamic response. In this paper, 
an improved minimum time control approach for multiphase 
buck converter that is based on charge balance technique, aiming 
at fast output voltage transition is presented. Compared with 
the traditional method, the proposed control takes into account 
the phase delay and current ripple in each phase. Therefore, 
by investigating the behavior of multiphase converter during 
voltage transition, it resolves the problem of current unbalance 
after the transient, which can lead to long settling time of 
the output voltage. The restriction of this control is that the 
output voltage that the converter can provide is related to the 
number of the phases, because only the duty cycles at which the 
multiphase converter has total ripple cancellation are used in 
this approach. The model of the proposed control is introduced, 
and the design constraints of the buck converter's filter for 
this control are discussed. In order to prove the concept, a 
four phase buck converter is implemented and the experimental 
results that validate the proposed control method are presented. 
The application of this control to RF envelope tracking is also 
presented in this paper. 
Index Terms—Minimum time control, multiphase converter, 
voltage variation, charge balance, envelope amplifer. 
I. INTRODUCTION 
Analog linear control is the classic control in power 
converters. However, the demands for power supplies with 
very fast dynamic response in modern electronic applica-
tions require complex control algorithms [1]. For example, in 
power supplies for microprocessors, dynamic voltage scaling 
(DVS) technique is applied in order to reduce the energy 
consumption. The supply voltage is dynamically adjusted to 
the workload conditions. The voltage transition has to be 
fast enough to comply with performance requirements [2]. 
Fast voltage variation is also required in power amplifiers 
(PA), because energy efficiency can be dramatically improved 
by supplying PA with a voltage proportional to the signal's 
envelope [3]. Traditional analog linear control needs high 
bandwidth to achieve fast dynamic response, which means 
high switching frequency and, consequently, high switching 
losses. Nevertheless, the minimum time control technique, as 
a non-linear control, can provide change of the output voltage 
beyond the limitation of the bandwidth [4]. 
Minimum time control (or time-optimal control) is theoreti-
cally from optimal control for switched systems [5], [6], which 
has been used to achieve fast transient responses for load steps 
and fast output voltage variations. 
For fast load transient responses, in [1], minimum time 
control is derived from a piecewise linear model and imple-
mented as a pre-calculated solution in a look-up table [2]. 
But it requires an accurate model of the actual converter. In 
[7]—[11], the controllers use the observed current and voltage 
to calculate the transition time. In these solutions the current 
of the output capacitor is estimated or observed in order to 
calculate the charge change during the transition. Therefore, 
minimum time control can be calibrated to compensate that 
charge change of the output capacitor by calculating the on-
off times dynamically in every transition. Comparing with the 
pre-calculated solution, the solution with the observer can be 
implemented without preliminary knowledge of the converter. 
For the output voltage variations, the control principle is 
similar to load transients. However, in the load transients the 
output voltage always remains the same after the transition, 
while in the output voltage variation, both output voltage and 
current may change after the transition, like in DVS systems 
[2]. The aim of the output voltage variation is to change the 
system from a stable initial state to a stable target state within 
a defined time. In both states, the average inductor current is 
equal to the load current. Therefore, at the end of the transient, 
the output voltage has to be equal to the voltage of the target 
state, and the average inductor current has to be equal to the 
current of the target state as well. 
If the transient time in the minimum time control is similar 
to, or even lower than the switching period of the converter, 
the steady state ripple in the output voltage is comparable to 
the voltage change during transient, which is not acceptable in 
the most applications. Increasing the switching frequency can 
reduce the ripple, but there is a limitation to the frequency rise, 
which are the switching losses. One solution to overcome this 
problem is to use a multiphase interleaved converter to reduce 
the filtering requirements without increasing the switching 
frequency [12], because the multiphase converter increases the 
effective switching frequency by N, being N is the number of 
phases [13]. 
In this paper, we present a minimum time control on a mul-
tiphase buck converter, which can improve the performance of 
the converter's output voltage transition. Section II describes 
the principle of minimum time control and the reason why we 
need to change the traditional minimum time control method 
for fast output voltage variations in multiphase applications. 
Section III and IV propose a model to apply the minimum time 
control in the multiphase buck converter. Section V addresses 
the filter design of converter for a specific slew rate of the 
output voltage which is one of critical specifications in some 
applications. Section VI includes the experimental results and 
compares the performance of the traditional model and the 
proposed model. Section VII presents an application example 
of the proposed control technique. 
II. MINIMUM TIME CONTROL FOR BUCK CONVERTER 
The minimum time control is derived from Pontryagin's 
Principle. For a single phase buck converter, if the system is 
driven from one initial state (Vc and II before transition) to a 
target state (Vc and II after transition) in the shortest possible 
time, the control during the transition consists of two intervals: 
on-time (main switch on) and off-time (main switch off). 
For the step-up transition (in our case, we focus on voltage 
transition), it is from on-time to off-time and from off-time 
to on-time for the step-down transition. Using phase-plane 
trajectory from the geometric control surface, the length of 
the on-time and off-time can be obtained to achieve minimum 
time transition [14], [15]. However, some approximations can 
be done in order to get analytical expressions for minimum 
control in most of applications, which lead to the charge 
balance method [16] described by observing Fig. 1. It shows 
a buck converter's approximated output capacitor voltage and 
inductor current during step-up voltage transition. The inductor 
current exceeds load current in the transition time. The charge 
(green part) is accumulated on the output capacitor, which is 
needed to achieve the required output voltage variation. 
Fig. 1: Waveforms in a voltage transition with resistive load. 
As aforementioned, a multiphase interleaved converter has 
some advantages over the single phase version such as reduced 
ripple, dynamic response, etc. Many applications nowadays 
employ a multiphase converter instead of a single phase. For 
a N phase buck converter, there are N+l state variable and 
N switching events are needed to perform a minimum time 
transient. One switching event per phase is analysed in this 
paper. However, in most of the works, the multiphase buck 
converter is considered as an equivalent single buck converter, 
in which the equivalent inductor value is L/N (inductor value 
of each phase divided by the number of phases) [2], [17], [18]. 
This equivalent model is valid for linear control analysis, but 
problematic for minimum time control analysis. In the equiva-
lent model, phase shifting among phases is neglected, and the 
minimum time control law is calculated with an equivalent 
single phase buck converter. Therefore, all the phases would 
have the same control signals during the transition, as shown 
in Fig. 2. A phase current unbalance would occur after the 
transition, which would result in output voltage overshoot and 
a second order oscillation. The reason for current unbalance 
can be explained by the phase shift: every phase has different 
"initial phase current" due to this phase shift. In both initial 
state and target state, periodic phase currents have fixed phase 
delay, but applying the same transition control signals in all the 
phases cannot produce the appropriate phase currents between 
two states. In order to solve this problem, we propose that the 
different minimum time control signals (on-time and off-time) 
referring to the phase delay are needed to achieve phase current 
balance, which cannot be obtained by the equivalent inductor 
model. The model based on the charge balance method is 
presented in the next section. 
Í Initial state | transient | target state 
Fig. 2: Inductor current waveforms show unbalance after voltage 
transition caused by phase shifting. 
I I I . PROPOSED MINIMUM TIME CONTROL IN A 
MULTIPHASE BUCK CONVERTER 
A. Timing calculation 
The multiphase buck converter using the interleaving tech-
nique has advantages regarding filter reduction and dynamic 
response. A multiphase interleaved buck converter has current 
ripple reduction for all duty cycles [19]. Additionally, it has 
several discrete duty cycles at which the converter shows 
complete ripple cancellation. Therefore, the output capacitor 
can be smaller which results in improved dynamic response of 
the converter. The multiphase buck converter has been widely 
used in applications like microprocessor power supplies and 
automotive power systems due to these advantages. In order 
to calculate the on and off times of the minimum time control, 
this paper presents a pre-calculated solution based on the 
charge balance method. 
Using Kirchhoff's current law, the currents can always be 
expressed as (see Fig. 3): 
N 
2_jÍLi = ic+'Hoad (1) 
¿ = 1 
Considering that the current through inductor during on-
time and off-time of the transition should compensate the 
charge provided to the load and the charge needed for the 
voltage change, it is possible to analyze the charge flow during 
the transition. During the transient time, from initial voltage 
:.-ul 
R M Í I 
Fig. 3: Power stage of multiphase buck converter. 
(Vi) to the target voltage (V2), the charge change at the output 
capacitor is 
rt2(Vc = V2) 
AQC=C(V2-V1) = C-AV= ic-db (2) 
•)tl{Vc=Vl) 
And during the transient time, the load receives the charge: 
,-t2{Vc = V2) 
QLOAD = / Hoad • dt (3) 
Jt1{Vc=V1) 
which comes from the converter's inductor. Therefore, the 
charge balance can be represented by 
N 
E 
¿=i 
QLÍ — AQc + QLOAD (4) 
where QLi is the charge provided by each phase of the 
multiphase converter. The system in Fig. 3 can be defined 
with state variables, the inductor currents iu and the voltage 
of output capacitor vc by: 
diLi 
dt 
dVc 
dt 
y9i 
Yt 
— y out 
U 
-_l'l-Li ~ 
c 
Hoad v„ 
Vin, phase i is on 
0, phase i is off 
(5) 
With this model and charge balance method, the minimum 
time problem can be numerically solved with a mathematic 
tool. However, it is possible to simplify the problem and derive 
analytical solutions, if the following conditions are applied. 
. The filter (L, C) is ideal. 
• Assume that the output voltage changes linearly during 
the transition. 
The filter's parasitic parameters are not involved in this 
model, because their effects can be eliminated during the 
transition in the interleaved multiphase buck converter [4]. 
Therefore, the ideal filter assumption is considered to simplify 
the calculation. Being a fast transition, the output voltage 
is approximately linear, which makes the second assumption 
acceptable. Therefore, the voltage during the transition can be 
expressed as: 
Vout(t) = V1 + ^ - t (6) 
Where V\ is the buck's initial output voltage before the 
transient starts, At is the duration of the transient and AV^ 
is the voltage difference of the target and initial voltage. 
With the assumption of linear voltage change, if it is a step-
up transition, the instantaneous current in each phase can be 
calculated by (7) from (5) and (6). 
Therefore, the charge provided by each phase is represented 
by (8) 
Qn — 
At 
iu • dt = V, in ,2 vx At1 
' 2LUON^ 2L 
AVAt2 
IiAt-
GL 
Vint ON,i A t 
L 
(8) 
where i¿ is the ith inductor's initial current at the beginning 
of the transient, t0N,i is the interval time when the main 
switch of the ith phase is turned on and L is the value of 
the inductor in each phase. With (4) and (8), one equation 
with t0N,i and At can be found. In order to get the solution 
for them, other relations between t0N,i and At are required. 
According to the second assumption again, for each phase: 
LAIi = VintON,i - V i A í - ^ A V A í (9) 
where Ai¿ is the current difference of the phase current after 
and before the transient (Fig. 2). Equation (9) leads to: 
V2 
t ONA K • At-
t ONA K
l
 At1 
L-AIj 
L1 AI 
Vx 
K 
2KL 
Vir, 
V vir, 
AtAL 
(10) 
(11) 
From (10) it can be seen that the "on time" of each 
phase can be presented using the total transition time and the 
information regarding the system (inductance, input voltage, 
initial and final voltage level). Having in mind that the "off 
time" is easily obtained by subtracting the "on time" (t0n, i) 
from the transition time (At) it can be concluded that knowing 
the At is sufficient to know the duration of the switching 
event for each phase. Therefore in the continuation of the 
calculus, the transition time At is calculated for two types 
of load (current source and resistive load). 
Current source load: As mentioned before, the sum of Ai¿ 
is related with the load current of initial and target states. We 
can first consider that the load is a variable current source 
~A~V~ 
~9 Vin ~ Vl 
• t H • +h, whenO < t < t0N,i 
L>i 
9 Vi Vin T , 
• t2 - -A . t + - ^ + Ji, whenícw ¿ < t < At 
Li Li 
ÍLi{t) = 2-U- At AV 
' 2 • L4 • At 
(7) 
(later we will discuss resistive load), which is the case of a 
real application [15]. However, if the transition is sufficiently 
fast (even can be shorter than one switching period of the 
converter), the load current will be, approximately, constant 
during the transient time. Therefore, the load current during 
the transient is assumed to be constant, and hence: 
N 
YJAJi = ° 
¿ = i 
Combining equations (10)-(12), it can be obtained: 
N 
E' ON, = nK At 
N 
5> ON,i , = nK2 A t2 I7_ V2 
in 
N 
5>tf 
(12) 
(13) 
(14) 
Since the parameters of the converter and the state voltage 
(Vi, V2) are known,J] i=1 A If can be calculated. Equation 
(4), (8), (13) and (14) yield an intermediate equation: 
CAV + Iload • At = At2(-^-nK2 -
vi Ay 
n n) 
21 61 ' 
L -nK 
(15) 
L N N Al' + ^Ii-At 
¿ = i 
where n is the phase number. Combining (4) and (8) with 
(15), the on and off time for each phase can be obtained. 
However, equation (15) indicates that the transition time is 
related with the load current (the second term on the left side 
of (15)) and the sum of the phase currents (the second term on 
the right side of (15)). The sum of the phase currents is equal 
to the sum of the load current and capacitor current (due to 
the voltage ripple). Nevertheless, if the converter is always in 
the "node" duty cycles (D=i/n, i=l, 2 .. . n, n is the number 
of phase), it has total current and voltage ripple cancellation. 
It means the current of the output capacitor in (1) will always 
be zero and the load current always equals the current in the 
phases. Therefore, it can be written: 
N 
Iload • At = ^ h • At (16) 
and (15) can be simplified by: 
A t 
(CAV + L ^N E „ , Ai? 
v- Vir, iK2 Vin nK V, AV 
(17) 
21 L 21 61 ' 
Now the on and off times can be analytically solved. It is 
important to notice that the transition time At is the same 
for all the phases, while the ON and OFF time for each 
phase is different. Another important conclusion is that the 
transition time does not depend on the value of the load 
current. Nevertheless, it depends on the difference of the phase 
current before and after the transient (the last term of (17)), 
but it can be calculated as it will be shown later. In the case 
when the "node" duty cycles are used, the output voltage has 
discrete levels that depend on the number of converter's phase. 
Additionally, these duty cycles also give a favorable advantage 
to output capacitor design, because there is no ripple on the 
output capacitor. It means small capacitor can be used without 
suffering from the ripple, which is also demanded by fast 
output voltage change. Equation (8) is for the calculation of 
charge from each phase. In the step-down transition case, it is 
changed by: 
QLÍ — 
V, Vi 
2L "O"-' 2L 
mt2 A t2 + L A t • 
AVAt2 
61 
(18) 
And the equation to calculate At should be: 
At = 
\ 
{C AV L 
ZV~, 
,JV E t i A l ? 
{^nK2 y2L 
V1 
2L1 
AV 
IT' 
(19) 
The "on-time" of each phase (t0N,i) is calculated by 
substituting (19) into (10), while the "off-time" is obtained 
by subtracting t0N,i from At. 
Resistive load: For a resistive load, the difference is the 
charge to the load during the transition. Taking that into 
account, the equation for At is modified to be: 
C AV = At2(-^nK2 + ^ f 
,VI 
N 
A Í ( ^ - ( I - * : ) . $ > / , 
Vi AV 
%
 ~ -6L 
V1+V2. 
2Ln ~ HLn) 
¿ = i 
2fi ' (20) 
L 
2~Vr 
N 
J^lf (step-up) 
n A 1/ A +2 (Vin j^2 V~l Ay 
6 A V = At nK n n) 
y2L 2L 6L ' 
N Vi x-r Vi + V? A t ( _ ^ - ( 1 - i f ) • ] [ > / , - 1 + 2 
¿=1 
2fi ' (21) 
L N y ^ I2 (step-down) 2Vin . t=i 
First, At is obtained by resolving (20) or (21). Then, the 
calculation of "on-time" and "off-time" is the same as the 
current source load. From (8) and (15), it can be found that 
A/j in the moment when the transient starts have to be known 
to calculate At. However, if the transient is synchronized 
with PWM duty cycle, Ai¿ can be calculated using input 
voltage, duty cycle, inductance and information about the 
phase shifting. One of the synchronizing ways is to start 
the transient at the end of PWM cycle of one phase (rising 
or falling edge). At this moment, all the phases enter the 
minimum time control and each phase will have different 
on-time and off-time (equation (13) and (14)), but the same 
transition time. Then the minimum time control ends at the 
beginning of PWM cycle of that phase (rising or falling edge) 
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Fig. 4: Control signal for output voltage transition from 0.5V¿n to 
0.75 Vin. 
Fig. 5: Simulation waveforms in the voltage transition from 0.5T4 
to 0.75 Vin. 
and keeps the corresponding phase delay for the rest phases. 
Fig. 4 shows a control example of 4-phase buck converter 
when the transition is from 0.5Vin to 0.75 Vin. Therefore, Ai¿ 
for each phase can be exactly calculated. Additionally, the 
factor that affects the transient time will be the sum of Ai¿, 
not the current of each phase itself, which indicates that a good 
inductor currents balance is not needed in this model. Another 
important conclusion that can be obtained from these equations 
is that the minimum time control calculation does not depend 
on the load current value, which is important for the pre-
calculation method. Fig. 5 shows the simulated output voltage 
and phase currents during the transient using MATLAB with 
the control signals shown in Fig. 4. 
One additional advantage that can be obtained with the 
proposed control is that the phase order can be rearranged 
after the transition. This can bring some benefits from the 
point of view of the peak inductor current. The calculation 
shows that t0N,i and At depend on the filter (L, C), input 
voltage (Vin), initial state voltage (Vi), target state voltage 
(V2) and current difference between two states (A/A All 
the parameters are fixed by applications except Ai¿. As it 
is explained, the previous analysis takes for granted that there 
is the same reference phase (it is called the first phase) in 
Initial state ' t r ans ien t ' target state 
i >í— —ti • 
u.o 5Í3 islj 5S!D síñ sáüj *• " 
(a) The phases correspondence is maintained after voltage transition 
Initial state 'transient1 target state 
< k - - t " ^ — • 
.33 0 34.0 35 0 3fi 0 37.D J6 0 
(b) The phases correspondence is optimized after voltage transition 
Fig. 6: Phase current waveforms in a voltage transition showing the 
peak inductor current. 
both initial and target states, and all other phases are also 
fixed (do not change their phase delay referring to the first 
phase). Therefore, the earlier calculation for Ai¿ is based on 
this method (see Fig. 6(a)). However, the phases order after the 
transition can be rearranged. For example, the reference phase 
(first phase) of the initial state can change to the second phase 
(with i/n phase shifting) in the target state, and any other phase 
can also be changed. The important thing is that it has to keep 
phase-to-phase correspondence. Then Ai¿ is changed by the 
new correspondence (see Fig. 6(b)). Table I shows Ai¿ for two 
different phase combinations. Through phase rearrangement, 
this control can obtain lower peak current in the inductor but 
it is penalized by a longer transition time. 
B. Filter design constraint 
The inductor limits the slew rate of the current through the 
output capacitor, and the output capacitance value determines 
the charge that has to be delivered during the transient time to 
change the output voltage. Therefore, the output filer (L, C) 
limits the response time of the buck converter to change the 
output voltage. And this transient time has to be lower than 
the required tracking time of the system. The transient time 
that the converter can accomplish to change from one state 
to another one can be calculated with filter values. However, 
the design way is usually inversed. The maximum transient 
time of the converter that can be accepted is determined 
by applications. For the given maximum signal slope, there 
are many possibilities for the filter parameters (L, C). The 
constraint condition (22) can be obtained from the equations 
in section III. 
TABLE I: Comparison between original phase correspondence and selected one 
Initial phase 
1 st 
ynd 
3rd 
4 t f t 
Original phase correspondence 
AI(A) 
-0.188 
-0.563 
0.563 
0.188 
XXAIO' 
0.703 
t0n(ns) 
218 
156 
343 
281 
At(ns) 
666 
-*peafc \-^-j 
2.975 
reorder phase 
3 r d 
pnci 
1 s t 
4th 
selected phase correspondence 
AI(A) 
1.313 
-0.563 
-0.938 
0.188 
XXAIir 
2.8125 
t0n(ns) 
484 
171 
109 
296 
At(ns) 
707 
Jpeafc \-^U 
2.742 
Fig. 7: Filter design example to track envelope with the maximum 
slope 50V//its. 
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Fig. 9: Comparison of voltage transition performance between the 
equivalent model and proposed model. 
C < AV (6Vin • N • K - 3N • VÍ - N • AV 
3N-K2- Vin) L 
N 
2Vin A V E
A
^ 
(22) 
In (22), m is the maximal slew rate which the multiphase 
buck converter can achieve and N is the number of phases. 
Fig. 7 shows the constraint of the filter to track the envelope 
with a slope lower than 50V//xs. The combinations of L, C 
and fsw on the surface are the minimum requirement in order 
to track this envelope. The switching frequency, fsw is used 
to calculate the current ripple in order to obtain AJ¿ in the 
equations. Additionally, to design for very fast output voltage 
transient, a high ratio between L and C is needed to charge the 
output capacitor fast. And it makes inductor size large. On the 
other hand, the good regulation under the load current change 
requires a low ratio between L and C. It reduces the size of 
inductor, but increases the inductor current ripple and output 
voltage ripple. Therefore, the transient speed and regulation 
tradeoff is needed for a specific design. 
IV. EXPERIMENTAL RESULTS 
The minimum time control is validated in a four-phase buck 
prototype with a current source load. Fig. 8 shows the voltage 
step-up and step-down transitions with two different output 
filters, corresponding to different transition times, which shows 
a output voltage change from 3V to 6V (25% duty cycle to 
50%) and from 9V to 6V (75% duty cycle to 50%). The 
input voltage is 12V and the switching frequency is 1MHz. 
The transition with filter L=6.8/JH and C=l¡J,F, lasts for 
1.7¡JS and 1.4/xs transition time from 3V to 6V and from 
9V to 6V respectively; the other one with the filter h=A.5¡j,H 
and C=220nF, lasts for 0.65/xs and 0.58/xs respectively (less 
than a switching cycle). It is important to notice that there 
is not voltage oscillation after the transient. Fig. 8 shows 
that there is slight phase currents unbalance, but it doesn't 
affect the minimum time control, which corresponds with 
theoretical predictions. (Fig. 8 (a) and (c) only show one and 
two control signals respectively due to clarity of the figures) In 
fact, the experimental result for the voltage transition always 
involves some oscillations, due to inaccurate LC model, finite 
resolution of FPGA clock and the assumption regarding the 
linear voltage change during the transition. Nevertheless, this 
control shows exact consideration on current ripple for the 
minimum time control, which is better than the one of the 
equivalent buck converter. Therefore, the performance of the 
proposed minimum time control is compared with the one 
based on the equivalent buck [8] in Fig. 9. The performance 
of the multiphase buck converter based on equivalent buck 
model has more oscillations and longer settling time than the 
proposed control (0.7Vpk-pk vs 0.Wpk-pk and 7¡is vs 2/xs). 
This difference can be explained from the performance of 
phase currents in Fig. 10(a) and (b) . As mentioned in the 
last section, the equivalent inductor model can not include the 
phase shifting information for the transition, which leads to 
the current unbalance after the transient. On the other hand, 
the proposed control shows good match of the phase current as 
the calculation predicts. The importance of the current balance 
after transient is that it prepares the converter for the next 
transition faster. 
The control strategy is implemented in an FPGA (Fig. 11). 
Four counter modules are used in the program to generate the 
PWM signal. With different initial counter value, four PWM 
counters can work in an interleaved way. There is a process in 
the program to synchronize the transient with one of the PWM 
signals by counters. At the end of the transient time, the new 
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(c) Output voltage step from 9V to 6V, 1MHz (2V/div) and Phase currents 
(500mA/div), L=6.8fiH, C=lfiF 
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Fig. 8: Voltage transient with different filters. 
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Fig. 10: Phase current waveforms of the equivalent inductor model 
and the proposed control in voltage variation. 
initial value has to be given to the counter. The required on-
time and off-time in the transient are in the look-up table of 
the program. The control has been tested in open-loop. 
Table II shows the comparison of the on-time and off-time 
Input 
Fig. 11: The control scheme in the FPGA. 
between the calculation and the experiment. The considered 
transition is from an output voltage 0.25V¿„ to 0.5V¿„. The 
TABLE II: Comparison of interval time from 0.25Vin to 0.5V¿T 
phase 
1 s i 
p n d 
3 r d 
4th 
L=6.8iiH C=lfj,F 
calculation 
*o jv iH 
2.5 
1.88 
3.76 
3.13 
tOFF[^s\ 
5.02 
5.64 
3.76 
4.39 
experiment 
ÍOJV[M*I 
2.5 
1.82 
3.98 
3.15 
tOFF[^s\ 
4.18 
4.86 
2.7 
3.53 
L=4.5/ttii C=220nF 
calculation 
t0N [ns\ 
230 
168 
355 
293 
t0FF[ns\ 
467 
529 
342 
404 
experiment 
t0N [ns\ 
210 
150 
340 
270 
t0FF[ns\ 
470 
530 
340 
410 
smaller filter shows shorter transition time, and the experimen-
tal results show smaller deviation from the calculation. It is 
due to the aforementioned assumption that the output voltage 
changes linearly during the transition time, which produces an 
inherent error (the maximal deviation in this example is 28%). 
When the transition time is short, the output voltage during 
the transition is closer to the linear one. 
V. APPLICATION OF RF AMPLIFIER 
One application of the proposed method is the envelope 
amplifier for RF power amplifiers (using Envelope Elimination 
and Restoration, EER (Fig. 12) or envelope tracking technique) 
[20], [21]. The envelope amplifier is a DC-DC converter 
whose output voltage is proportional to the RF envelope. 
One of the solutions for this converter is to use a multilevel 
converter in series with a linear regulator (Fig. 13). The linear 
regulator has excellent dynamic behavior that is good for 
envelope amplifier but suffer from low efficiency. However, if 
the linear regulator's supply voltage can be modulated by the 
multilevel converter according to the required instantaneous 
output voltage, the voltage drop across the power transistor of 
linear regulator is significantly reduced resulting in reduced 
power losses [22]. The multilevel converters' output voltage 
has discrete levels to roughly track the envelope, seen in Fig. 
14. There are several proposals for this multilevel converter in 
the state of art [22], [23], but all these methods use complex 
circuits such as isolated converter cells and multi-output trans-
former. Our proposal presents a medium complexity and high 
performance solution using the multiphase buck converter with 
minimum time control as an alternate of multilevel converter. 
The number of the produced voltage levels is equal to the 
number of the phases and the multiphase converter has to 
operate in the nodes in order to guarantee ripple cancella-
tion. Fig. 16 shows the prototype of an envelope amplifier, 
which is used to validate our concept. The D-A converter 
provides the envelope reference generated by FPGA for the 
linear regulator. The experimental result of this prototype with 
500kHz 64QAM envelope reference is shown in Fig. 15. As 
in the multilevel converter in [19], the proposed control also 
allows the multiphase buck converter change from one output 
voltage level to any other level (such as directly from 0.25V¿„ 
to Vin), which is favorable for this envelope amplifier because 
the digital envelope information can be known in advance. The 
average output power is around 3W and the peak output power 
is 12.1W. With the proposed control, around 60% average 
efficiency is obtained. The oscillation of the multiphase buck 
converter output voltage can be observed, which is at the 
resonant frequency of the output filter. However, it is not a 
penalty since there is a linear regulator. Increasing the margin 
RF 
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Fig. 12: Simplified block diagram of EER technique. 
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Fig. 13: The envelope amplifier using multiphase buck converter in 
series with a linear regulator. 
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Fig. 14: Time diagrams of the envelope amplifier. 
between the supply voltage and the output voltage of the linear 
regulator, the oscillation can be avoided. 
VI. CONCLUSIONS 
This research is motivated by the fast dynamic voltage 
transition demanded by some applications. An improved min-
imum time control is applied to a multiphase buck converter, 
obtaining improved voltage transition performance, which can 
also be applied in other power topologies. The objective of 
minimum time control in this case is to change the converter's 
output voltage from an initial state to a target state as fast as 
Output of envelope 
amplifier 
value Mfljn Mm H M SM Dev 
Fig. 15: The envelope amplifier performance with 64QAM. 
Fig. 16: The envelope amplifier prototype. 
possible, avoiding large oscillations after the transition. Our 
approach is to take the different initial and target transient state 
of the phases into account, which is caused by phase shifting. 
This paper presented a model to calculate the transient pa-
rameters based on the charge balance principle. The different 
on and off times in the transition for each phase is originally 
proposed in this model, which contributes to keep the balance 
of phase currents after the transition. This improvement results 
in smaller oscillation and shorter settling time, compared with 
the equivalent inductor model. This model is applied in open 
loop with all the parameters stored in the look-up table to 
validate the mathematical analysis. The filter (L, C) constraint 
to achieve the maximum slew rate of RF envelope is also 
analyzed. According to this improved minimum time control, 
there are only discrete voltage levels corresponding to the 
number of phases and the input voltage. Digital control makes 
this complex control practical with FPGA. However, very short 
transient time in this control requires very high resolution of 
the controller, which is a challenge for the hardware. The 
concept is validated in a four phase buck converter. It shows 
the reduction of oscillation and settling time after the voltage 
transition, compared with the equivalent inductor model. This 
converter is also tested for an RF application, showing the 
feasibility to track a 500kHz 64QAM envelope. The efficiency 
of the envelope amplifier is as high as 60%. 
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